## GPU-ABiSort: Optimal Parallel Sorting on Stream Architectures

Alexander Greß

Gabriel Zachmann

Institute of Computer Science II University of Bonn Institute of Computer Science Clausthal University of Technology



### Contribution



A sorting algorithm for stream processing architectures,

- which has optimal time complexity O(n log n / p), in contrast to previous sorting approaches on stream architectures;
- especially suited for implementation on graphics hardware (GPUs);
- the optimized GPU implementation outperforms quick-sort on CPU as well as recent (non-optimal) sorting approaches on GPUs already for sequence sizes >= 32768.

Our approach is based on the PRAM sorting algorithm *Adaptive Bitonic Sorting* (Bilardi, Nicolau 1989).



#### **Overview**



TU Clausthal

universität**bon** 

- Background on stream architectures (and GPUs)
- Recent work on sorting on stream architectures
- Background on adaptive bitonic sorting
- First step towards a stream program
- Actual stream program (no random access writes)
- Implementation issues
- Results / Timings

# Background: Stream architectures

Stream Programming Model:

"Streams of data passing through computation kernels."


- Stream: Ordered set of data of arbitrary datatype.
- Kernel: Specifies the computation to be performed on each element of the input stream.



# **Background: Stream architectures**



Sample stream program:



# <section-header> Background: Stream architectures Stream processor prototypes: Imagine, Merrimac, ... Programmable graphics hardware (GPUs): Although originally built for graphics rendering, nowadays similar capabilities to stream processors. Current trend: Using the stream programming model to describe general purpose applications on GPUs (GPGPU). But some GPU-specific properties / limitations (not covered in this talk, see paper).


#### **Background: Stream architectures**



General restrictions:


- All memory write accesses take place at the end of a kernel
  - → Limited number of outputs per kernel instance (since also the number of temporary registers per kernel instance is limited)
- Only (linear) stream writes, no random access writes !

























#### Background: Adaptive bitonic merging

Each stage consists of log *n* steps (*phases*).

Idea:

- Find the devider of the partitions by binary search (instead of linear search).
- Use a binary search tree (bitonic tree).

Perform exchanges by pointer swaps during the search.









TU Clausthal


universität**bon** 


#### Adaptive bitonic merging -First step towards a stream program























Adaptive bitonic merging - Actual stream program: Stream writes instead of random access writes





• Can we output the modified nodes linearly to a stream (i.e. in the order they are visited)?


Recall:


- The order in which nodes are visited is data dependent.
- The number of nodes visited is not data dependent.
- We can, as long as we keep child pointers consistent.
  - Because we operate on a fully linked data structure: the bitonic *tree*.
  - i.e. we can change physical memory location of nodes during the algorithm if we update the corresponding child pointers.














#### **Implementation issues**



#### • Optimization:

The first few merge steps as well as the last few stages of each merge can be replaced by specially optimized merge implementations for small sequences

(i.e. sequences up to 16 elements in our implementation).

- GPU-specific implementation issues:
  - ensure distinctness of input and output streams (currently requires additional copying of substreams)
  - map all pointers / indexes to the 2D address space of GPU memory; alternatives:
    - 1) simple row-wise mapping
    - 2) GPU cache optimized 1D-to-2D address mapping



CPU: AI			IA CoFores 60	
	ID Athlon-XP 3		IA GeForce 68	
n	CPU std::sort()	Govindaraju et al. 2005	GPU-ABiSort <sup>1</sup>	GPU-ABiSort <sup>2</sup>
32768	12 – 16 ms	13 ms	11 ms	8 ms
65536	27 – 35 ms	29 ms	21 ms	16 ms
131072	62 – 77 ms	63 ms	45 ms	31 ms
262144	126 – 160 ms	139 ms	95 ms	64 ms
524288	270 – 342 ms	302 ms	208 ms	133 ms
1048576	530 – 716 ms	658 ms	479 ms	279 ms
	1			279 1113
CPU: AN	/ /ID Athlon-64 4		IA GeForce 78	
CPU: AN	/ <b>/ID Athlon-64 4</b>   CPU std::sort()			
		200+ GPU: NVID	IA GeForce 78	00 GTX
n	CPU std::sort()	200+ GPU: NVID Govindaraju et al. 2005	IA GeForce 78 GPU-ABiSort <sup>1</sup>	00 GTX   GPU-ABiSort <sup>2</sup>
n 32768	CPU std::sort() 9 – 11 ms	200+ GPU: NVID Govindaraju et al. 2005 4 ms	IA GeForce 78 GPU-ABiSort <sup>1</sup> 6 ms	00 GTX GPU-ABiSort <sup>2</sup> 5 ms
<i>n</i> 32768 65536	CPU std::sort() 9 – 11 ms 19 – 24 ms	200+ GPU: NVID Govindaraju et al. 2005 4 ms 8 ms	IA GeForce 78 GPU-ABiSort <sup>1</sup> 6 ms 9 ms	00 GTX GPU-ABiSort <sup>2</sup> 5 ms 8 ms
<i>n</i> 32768 65536 131072	CPU std::sort() 9 – 11 ms 19 – 24 ms 46 – 52 ms	200+ GPU: NVID Govindaraju et al. 2005 4 ms 8 ms 18 ms	IA GeForce 78 GPU-ABiSort <sup>1</sup> 6 ms 9 ms 18 ms	00 GTX GPU-ABiSort <sup>2</sup> 5 ms 8 ms 16 ms

